


FIG. 1






FIG. 2A

FIG. 3




FIG. 3




FIG. 4

FIG. 5




FIG. 5

FIG. 6




FIG. 7







FIG. 8

09785768-024504










FIG. 12


$$X = \frac{\text{DECODE EXECUTE TIME}}{\text{TIME AVAILABLE FOR DECODE}}$$





egr_sched_list (BEFORE)

FIG. 16



1251

egr_sched_list (AFTER)




FIG. 17





FIG. 18

00785768-02404



		EGRESS PACKETS			
		EARLY	LATE	VERY LATE	TOO-LATE
SYSTEM/DEVICE/PROCESS PREEMPTION EMBODIMENTS FOR SLOW #2 DSPs	#5	DO INGRESS FIRST	PREEMPTION PRIORITY 2	PREEMPTION PRIORITY 1	DETECT; NO INTERRUPT
	#4	PREEMPTION PRIORITY 2		PREEMPTION PRIORITY 1	DETECT; NO INTERRUPT
	#3	NON PREEMPTIVE		EGRESS INTERRUPT	DETECT; NO INTERRUPT
	#2	EGRESS INTERRUPT (BY PACKET; BY PROGRAM; BY DEADLINE)			
	#1	EGRESS PROCESS INTERRUPTS INGRESS PROCESS			
	#0	NON-PREEMPTION			

FIG. 20

TI-29045-001




FIG. 21

FIG. 22





FIG. 23






FIG. 25





FIG. 26

FIG. 25





FIG. 29





FIG. 30




FIG. 31







FIG. 32

09785768-024604



TI-29045-024604

FIG. 34




FIG. 37




FIG. 38

